Regviz

NXP Semiconductors /LPC11Axx /SYSCON /MAINCLKSEL

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as MAINCLKSEL

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC11Axx/SYSCON/MAINCLKSEL#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (IRC_OSCILLATOR)SEL0RESERVED

SEL=IRC_OSCILLATOR

Description

Main clock source select

Fields

SEL

Clock source for main clock

0 (IRC_OSCILLATOR): IRC Oscillator

1 (PLL_INPUT): PLL input

2 (LF_OSCILLATOR): LF Oscillator

3 (PLL_OUTPUT): PLL output
RESERVED

Reserved

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data